Jump to content

Help installing Mojave on Xeon W-2175 and Asus WS C422 mobo


obus
 Share

852 posts in this topic

Recommended Posts

18 hours ago, sarah1101 said:

@obus Hi !
i also have the Titan Ridge TB3 card and trying to make it work. Can you please send me the firmware that you flashed. Please !!!

Thankyou ! : )

-Sarah

 

This firmware are working best for me. I'm running my rig with two TT Tb3 cards now.

 

DESIGNARE-Z390-NVM33-Elias64Fr.bin

Screenshot 2020-08-13 at 18.15.43.png

Screenshot 2020-08-13 at 18.18.00.png

Screenshot 2020-08-13 at 18.54.14.png

Edited by obus
  • Like 1
Link to comment
Share on other sites

21 minutes ago, sarah1101 said:

@obus thank you so much. : )
do i need to use the above DSDT too that you posted ??
and has anyone ever made TB3 made work on supermicro x11 motherboard ?

Thanks !

-Sarah

 

For this hack you don't need a Thunderbolt header on your mobo so it should work fine. I have one THB header on my, but i'am not using it. To get it working after flashing your firmware just bridge pin 1 and 3 on the thunderbolt header on the Titan Ridge card. To get USB 3.1 type C port working you should connect USB power cable to the card. Check this: https://github.com/ameyrupji/thunderbolt-macpro-5-1/blob/master/GC-TitanRidge.md?fbclid=IwAR05Z3oG3fZc2ArzPiYgQcG0P7PEXlmbCktf0ulODeFaTSJa2BF0iWMaCDM

 

With the firmware I sent to you you need to activate bus and change the Drom. Follow the guide on this site for doing that: https://www.tonymacx86.com/threads/success-gigabyte-designare-z390-thunderbolt-3-i7-9700k-amd-rx-580.267551/page-1624

 

You could use attached SSDT. Maybe you need to edit the SSDT depending on which PCI slot your card is mounted.

SSDT-TBOLT3.aml

Edited by obus
Link to comment
Share on other sites

53 minutes ago, obus said:

 

For this hack you don't need a Thunderbolt header on your mobo so it should work I have one THB header on my, but i'am not using it. To get it working after flashing your firmware just bridge pin 1 and 3 on the thunderbolt header on the Titan Ridge card. To get USB 3.1 type C port working you should connect USB power cable to the card. Check this: https://github.com/ameyrupji/thunderbolt-macpro-5-1/blob/master/GC-TitanRidge.md?fbclid=IwAR05Z3oG3fZc2ArzPiYgQcG0P7PEXlmbCktf0ulODeFaTSJa2BF0iWMaCDM

 

With the firmware I sent to you you need to activate bus and change the Drom. Follow the guide on this site for doing that: https://www.tonymacx86.com/threads/success-gigabyte-designare-z390-thunderbolt-3-i7-9700k-amd-rx-580.267551/page-1624

 

You could use attached SSDT. Maybe you need to edit the SSDT depending on which PCI slot your card is mounted.

SSDT-TBOLT3.aml


thank you so much for the help : )
i will test it out soon.
thanks !

-Sarah
 

Link to comment
Share on other sites

This new 3203 bios is working like a charm on my rig without changing anything in my OC config.plist.

AppelIntelInfo is showing unlocked MSR.

No need for SSDT-AWAC.aml. Booting booth Big Sur 11.0 beta 4 and Catalina 10.15.6 with the same OpenCore 0.6.0 EFI.

Spoiler

AppleIntelInfo.kext v3.0 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.

 

Settings:

------------------------------------------

enableHWP............................... : 1

logMSRs................................. : 1

logIGPU................................. : 0

logIntelRegs............................ : 0

logCStates.............................. : 1

logIPGStyle............................. : 1

 

Warning: Clover hw.busfrequency error detected : 17d78400

InitialTSC.............................. : 0x13d9e9c149c2 (873 MHz)

MWAIT C-States.......................... : 8224

 

Processor Brandstring................... : Intel(R) Xeon(R) W-2175 CPU @ 2.50GHz

 

Processor Signature..................... : 0x50654

------------------------------------------

- Family............................... : 6

- Stepping............................. : 4

- Model................................ : 0x55 (85)

 

Model Specific Registers (MSRs)

------------------------------------------

 

MSR_IA32_PLATFORM_ID..............(0x17) : 0x4000000000000

------------------------------------------

- Processor Flags...................... : 1

 

MSR_CORE_THREAD_COUNT.............(0x35) : 0xE001C

------------------------------------------

- Core Count........................... : 14

- Thread Count......................... : 28

 

MSR_PLATFORM_INFO.................(0xCE) : 0x70A2CF3811900

------------------------------------------

- Maximum Non-Turbo Ratio.............. : 0x19 (2500 MHz)

- Ratio Limit for Turbo Mode........... : 1 (programmable)

- TDP Limit for Turbo Mode............. : 1 (programmable)

- Low Power Mode Support............... : 0 (LMP not supported)

- Number of ConfigTDP Levels........... : 2 (additional TDP level(s) available)

- Maximum Efficiency Ratio............. : 10

- Minimum Operating Ratio.............. : 7

 

MSR_PMG_CST_CONFIG_CONTROL........(0xE2) : 0x7E000003

------------------------------------------

- I/O MWAIT Redirection Enable......... : 0 (not enabled)

- CFG Lock............................. : 0 (MSR not locked)

- C3 State Auto Demotion............... : 1 (enabled)

- C1 State Auto Demotion............... : 1 (enabled)

- C3 State Undemotion.................. : 1 (enabled)

- C1 State Undemotion.................. : 1 (enabled)

- Package C-State Auto Demotion........ : 1 (enabled)

- Package C-State Undemotion........... : 1 (enabled)

 

MSR_PMG_IO_CAPTURE_BASE...........(0xE4) : 0x11814

------------------------------------------

- LVL_2 Base Address................... : 0x1814

- C-state Range........................ : 1 (C-States not included, I/O MWAIT redirection not enabled)

 

IA32_MPERF........................(0xE7) : 0x1352579CAC

IA32_APERF........................(0xE8) : 0x1A42452E61

 

MSR_FLEX_RATIO...................(0x194) : 0x0

------------------------------------------

 

MSR_IA32_PERF_STATUS.............(0x198) : 0x241C00002900

------------------------------------------

- Current Performance State Value...... : 0x2900 (4100 MHz)

 

MSR_IA32_PERF_CONTROL............(0x199) : 0x1900

------------------------------------------

- Target performance State Value....... : 0x1900 (2500 MHz)

- Intel Dynamic Acceleration........... : 0 (IDA engaged)

 

IA32_CLOCK_MODULATION............(0x19A) : 0x0

 

IA32_THERM_INTERRUPT.............(0x19B) : 0x0

 

IA32_THERM_STATUS................(0x19C) : 0x88320800

------------------------------------------

- Thermal Status....................... : 0

- Thermal Log.......................... : 0

- PROCHOT # or FORCEPR# event.......... : 0

- PROCHOT # or FORCEPR# log............ : 0

- Critical Temperature Status.......... : 0

- Critical Temperature log............. : 0

- Thermal Threshold #1 Status.......... : 0

- Thermal Threshold #1 log............. : 0

- Thermal Threshold #2 Status.......... : 0

- Thermal Threshold #2 log............. : 0

- Power Limitation Status.............. : 0

- Power Limitation log................. : 1

- Current Limit Status................. : 0

- Current Limit log.................... : 0

- Cross Domain Limit Status............ : 0

- Cross Domain Limit log............... : 0

- Digital Readout...................... : 50

- Resolution in Degrees Celsius........ : 1

- Reading Valid........................ : 1 (valid)

 

MSR_THERM2_CTL...................(0x19D) : 0x0

 

IA32_MISC_ENABLES................(0x1A0) : 0x850089

------------------------------------------

- Fast-Strings......................... : 1 (enabled)

- FOPCODE compatibility mode Enable.... : 0

- Automatic Thermal Control Circuit.... : 1 (enabled)

- Split-lock Disable................... : 0

- Performance Monitoring............... : 1 (available)

- Bus Lock On Cache Line Splits Disable : 0

- Hardware prefetch Disable............ : 0

- Processor Event Based Sampling....... : 0 (PEBS supported)

- GV1/2 legacy Enable.................. : 0

- Enhanced Intel SpeedStep Technology.. : 1 (enabled)

- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)

- Adjacent sector prefetch Disable..... : 0

- CFG Lock............................. : 0 (MSR not locked)

- xTPR Message Disable................. : 1 (disabled)

 

MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x5B0A00

------------------------------------------

- Turbo Attenuation Units.............. : 0

- Temperature Target................... : 91

- TCC Activation Offset................ : 0

 

MSR_MISC_PWR_MGMT................(0x1AA) : 0x403040

------------------------------------------

- EIST Hardware Coordination........... : 0 (hardware coordination enabled)

- Energy/Performance Bias support...... : 1

- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)

- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)

- SpeedShift Technology Enable......... : 1 (enabled)

- SpeedShift Interrupt Coordination.... : 0 (disabled)

- SpeedShift Energy Efficient Perf..... : 1 (enabled)

- SpeedShift Technology Setup for HWP.. : Yes (setup for HWP)

 

MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x212121212328292B

------------------------------------------

- Maximum Ratio Limit for C01.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C02.......... : 29 (4100 MHz)

- Maximum Ratio Limit for C03.......... : 28 (4000 MHz)

- Maximum Ratio Limit for C04.......... : 23 (3500 MHz)

- Maximum Ratio Limit for C05.......... : 21 (3300 MHz)

- Maximum Ratio Limit for C06.......... : 21 (3300 MHz)

- Maximum Ratio Limit for C07.......... : 21 (3300 MHz)

- Maximum Ratio Limit for C08.......... : 21 (3300 MHz)

 

MSR_TURBO_RATIO_LIMIT1...........(0x1AE) : 0x1C18140E0C080402

------------------------------------------

- Maximum Ratio Limit for C09.......... : 2 (200 MHz)

- Maximum Ratio Limit for C10.......... : 4 (400 MHz)

- Maximum Ratio Limit for C11.......... : 8 (800 MHz)

- Maximum Ratio Limit for C12.......... : C (1200 MHz)

- Maximum Ratio Limit for C13.......... : E (1400 MHz)

- Maximum Ratio Limit for C14.......... : 14 (2000 MHz)

 

IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x0

 

MSR_POWER_CTL....................(0x1FC) : 0x292C005B

------------------------------------------

- Bi-Directional Processor Hot......... : 1 (enabled)

- C1E Enable........................... : 1 (enabled)

 

MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03

------------------------------------------

- Power Units.......................... : 3 (1/8 Watt)

- Energy Status Units.................. : 14 (61 micro-Joules)

- Time Units .......................... : 10 (976.6 micro-Seconds)

 

MSR_PKG_POWER_LIMIT..............(0x610) : 0x43854000148460

------------------------------------------

- Package Power Limit #1............... : 140 Watt

- Enable Power Limit #1................ : 1 (enabled)

- Package Clamping Limitation #1....... : 0 (disabled)

- Time Window for Power Limit #1....... : 10 (2560 milli-Seconds)

- Package Power Limit #2............... : 168 Watt

- Enable Power Limit #2................ : 1 (enabled)

- Package Clamping Limitation #2....... : 1 (allow going below OS-requested P/T state setting Time Window for Power Limit #2)

- Time Window for Power Limit #2....... : 33 (10 milli-Seconds)

- Lock................................. : 0 (MSR not locked)

 

MSR_PKG_ENERGY_STATUS............(0x611) : 0x75D2018

------------------------------------------

- Total Energy Consumed................ : 7540 Joules (Watt = Joules / seconds)

 

MSR_CONFIG_TDP_NOMINAL...........(0x648) : 0x19

MSR_CONFIG_TDP_LEVEL1............(0x649) : 0x11409A000120460

MSR_CONFIG_TDP_LEVEL2............(0x64a) : 0x11409A000120460

MSR_CONFIG_TDP_CONTROL...........(0x64b) : 0x80000000

MSR_TURBO_ACTIVATION_RATIO.......(0x64c) : 0x80000000

MSR_PKGC3_IRTL...................(0x60a) : 0x0

MSR_PKGC6_IRTL...................(0x60b) : 0x0

MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x14C915F26A

MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0

MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x14C915F26A

MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0

MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x1905F2F74C

 

IA32_TSC_DEADLINE................(0x6E0) : 0x13D9EC7EC264

 

IA32_PM_ENABLE...................(0x770) : 0x1 (HWP Supported and Enabled)

 

IA32_HWP_CAPABILITIES............(0x771) : 0x70A192B

------------------------------------------

- Highest Performance.................. : 43

- Guaranteed Performance............... : 25

- Most Efficient Performance........... : 10

- Lowest Performance................... : 7

 

IA32_HWP_REQUEST_PKG.............(0x772) : 0x2B2B07

------------------------------------------

- Minimum Performance.................. : 7

- Maximum Performance.................. : 43

- Desired Performance.................. : 43

- Energy Efficient Performance......... : 0

- Activity Window...................... : 0, 0

 

IA32_HWP_REQUEST.................(0x774) : 0x40000FFFF07

------------------------------------------

- Minimum Performance.................. : 7

- Maximum Performance.................. : 255

- Desired Performance.................. : 255

- Energy Efficient Performance......... : 0

- Activity Window...................... : 0, 0

- Package Control...................... : 1 (control inputs to be derived from IA32_HWP_REQUEST_PKG)

 

IA32_HWP_STATUS..................(0x777) : 0x4

------------------------------------------

- Guaranteed Performance Change........ : 0 (has not occured)

- Excursion To Minimum................. : 1 (has occured)

 

CPU Ratio Info:

------------------------------------------

Base Clock Frequency (BLCK)............. : 100 MHz

Maximum Efficiency Ratio/Frequency...... : 10 (1000 MHz)

Maximum non-Turbo Ratio/Frequency....... : 25 (2500 MHz)

Maximum Turbo Ratio/Frequency........... : 43 (4300 MHz)

P-State ratio * 100 = Frequency in MHz

------------------------------------------

CPU P-States [ (10) 30 41 ]

CPU C6-Cores [ 0 3 7 11 13 15 19 21 27 ]

CPU P-States [ (10) 30 41 ]

CPU C6-Cores [ 0 2 3 6 7 8 10 11 13 14 15 16 18 19 20 21 22 24 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 6 7 8 10 11 12 13 14 15 16 18 19 20 21 22 24 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 18 19 20 21 22 23 24 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 18 19 20 21 22 23 24 25 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 18 19 20 21 22 23 24 25 26 27 ]

CPU P-States [ (10) 30 34 41 ]

CPU P-States [ 10 30 34 (40) 41 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 ]

CPU P-States [ (10) 30 32 34 40 41 ]

 

Edited by obus
  • Like 1
Link to comment
Share on other sites

2 hours ago, obus said:

This new 3203 bios is working like a charm on my rig without changing anything in my OC config.plist.

 

Could you please post your EFI. Here OC 0.6.0 is crashing with the 3203 BIOS. 3102 works well.

 

Thanks

IMG_9373.jpg

Link to comment
Share on other sites

3 hours ago, obus said:

This new 3203 bios is working like a charm on my rig without changing anything in my OC config.plist.

AppelIntelInfo is showing unlocked MSR.

No need for SSDT-AWAC.aml. Booting booth Big Sur 11.0 beta 4 and Catalina 10.15.6 with the same OpenCore 0.6.0 EFI.

  Reveal hidden contents

AppleIntelInfo.kext v3.0 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.

 

Settings:

------------------------------------------

enableHWP............................... : 1

logMSRs................................. : 1

logIGPU................................. : 0

logIntelRegs............................ : 0

logCStates.............................. : 1

logIPGStyle............................. : 1

 

Warning: Clover hw.busfrequency error detected : 17d78400

InitialTSC.............................. : 0x13d9e9c149c2 (873 MHz)

MWAIT C-States.......................... : 8224

 

Processor Brandstring................... : Intel(R) Xeon(R) W-2175 CPU @ 2.50GHz

 

Processor Signature..................... : 0x50654

------------------------------------------

- Family............................... : 6

- Stepping............................. : 4

- Model................................ : 0x55 (85)

 

Model Specific Registers (MSRs)

------------------------------------------

 

MSR_IA32_PLATFORM_ID..............(0x17) : 0x4000000000000

------------------------------------------

- Processor Flags...................... : 1

 

MSR_CORE_THREAD_COUNT.............(0x35) : 0xE001C

------------------------------------------

- Core Count........................... : 14

- Thread Count......................... : 28

 

MSR_PLATFORM_INFO.................(0xCE) : 0x70A2CF3811900

------------------------------------------

- Maximum Non-Turbo Ratio.............. : 0x19 (2500 MHz)

- Ratio Limit for Turbo Mode........... : 1 (programmable)

- TDP Limit for Turbo Mode............. : 1 (programmable)

- Low Power Mode Support............... : 0 (LMP not supported)

- Number of ConfigTDP Levels........... : 2 (additional TDP level(s) available)

- Maximum Efficiency Ratio............. : 10

- Minimum Operating Ratio.............. : 7

 

MSR_PMG_CST_CONFIG_CONTROL........(0xE2) : 0x7E000003

------------------------------------------

- I/O MWAIT Redirection Enable......... : 0 (not enabled)

- CFG Lock............................. : 0 (MSR not locked)

- C3 State Auto Demotion............... : 1 (enabled)

- C1 State Auto Demotion............... : 1 (enabled)

- C3 State Undemotion.................. : 1 (enabled)

- C1 State Undemotion.................. : 1 (enabled)

- Package C-State Auto Demotion........ : 1 (enabled)

- Package C-State Undemotion........... : 1 (enabled)

 

MSR_PMG_IO_CAPTURE_BASE...........(0xE4) : 0x11814

------------------------------------------

- LVL_2 Base Address................... : 0x1814

- C-state Range........................ : 1 (C-States not included, I/O MWAIT redirection not enabled)

 

IA32_MPERF........................(0xE7) : 0x1352579CAC

IA32_APERF........................(0xE8) : 0x1A42452E61

 

MSR_FLEX_RATIO...................(0x194) : 0x0

------------------------------------------

 

MSR_IA32_PERF_STATUS.............(0x198) : 0x241C00002900

------------------------------------------

- Current Performance State Value...... : 0x2900 (4100 MHz)

 

MSR_IA32_PERF_CONTROL............(0x199) : 0x1900

------------------------------------------

- Target performance State Value....... : 0x1900 (2500 MHz)

- Intel Dynamic Acceleration........... : 0 (IDA engaged)

 

IA32_CLOCK_MODULATION............(0x19A) : 0x0

 

IA32_THERM_INTERRUPT.............(0x19B) : 0x0

 

IA32_THERM_STATUS................(0x19C) : 0x88320800

------------------------------------------

- Thermal Status....................... : 0

- Thermal Log.......................... : 0

- PROCHOT # or FORCEPR# event.......... : 0

- PROCHOT # or FORCEPR# log............ : 0

- Critical Temperature Status.......... : 0

- Critical Temperature log............. : 0

- Thermal Threshold #1 Status.......... : 0

- Thermal Threshold #1 log............. : 0

- Thermal Threshold #2 Status.......... : 0

- Thermal Threshold #2 log............. : 0

- Power Limitation Status.............. : 0

- Power Limitation log................. : 1

- Current Limit Status................. : 0

- Current Limit log.................... : 0

- Cross Domain Limit Status............ : 0

- Cross Domain Limit log............... : 0

- Digital Readout...................... : 50

- Resolution in Degrees Celsius........ : 1

- Reading Valid........................ : 1 (valid)

 

MSR_THERM2_CTL...................(0x19D) : 0x0

 

IA32_MISC_ENABLES................(0x1A0) : 0x850089

------------------------------------------

- Fast-Strings......................... : 1 (enabled)

- FOPCODE compatibility mode Enable.... : 0

- Automatic Thermal Control Circuit.... : 1 (enabled)

- Split-lock Disable................... : 0

- Performance Monitoring............... : 1 (available)

- Bus Lock On Cache Line Splits Disable : 0

- Hardware prefetch Disable............ : 0

- Processor Event Based Sampling....... : 0 (PEBS supported)

- GV1/2 legacy Enable.................. : 0

- Enhanced Intel SpeedStep Technology.. : 1 (enabled)

- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)

- Adjacent sector prefetch Disable..... : 0

- CFG Lock............................. : 0 (MSR not locked)

- xTPR Message Disable................. : 1 (disabled)

 

MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x5B0A00

------------------------------------------

- Turbo Attenuation Units.............. : 0

- Temperature Target................... : 91

- TCC Activation Offset................ : 0

 

MSR_MISC_PWR_MGMT................(0x1AA) : 0x403040

------------------------------------------

- EIST Hardware Coordination........... : 0 (hardware coordination enabled)

- Energy/Performance Bias support...... : 1

- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)

- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)

- SpeedShift Technology Enable......... : 1 (enabled)

- SpeedShift Interrupt Coordination.... : 0 (disabled)

- SpeedShift Energy Efficient Perf..... : 1 (enabled)

- SpeedShift Technology Setup for HWP.. : Yes (setup for HWP)

 

MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x212121212328292B

------------------------------------------

- Maximum Ratio Limit for C01.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C02.......... : 29 (4100 MHz)

- Maximum Ratio Limit for C03.......... : 28 (4000 MHz)

- Maximum Ratio Limit for C04.......... : 23 (3500 MHz)

- Maximum Ratio Limit for C05.......... : 21 (3300 MHz)

- Maximum Ratio Limit for C06.......... : 21 (3300 MHz)

- Maximum Ratio Limit for C07.......... : 21 (3300 MHz)

- Maximum Ratio Limit for C08.......... : 21 (3300 MHz)

 

MSR_TURBO_RATIO_LIMIT1...........(0x1AE) : 0x1C18140E0C080402

------------------------------------------

- Maximum Ratio Limit for C09.......... : 2 (200 MHz)

- Maximum Ratio Limit for C10.......... : 4 (400 MHz)

- Maximum Ratio Limit for C11.......... : 8 (800 MHz)

- Maximum Ratio Limit for C12.......... : C (1200 MHz)

- Maximum Ratio Limit for C13.......... : E (1400 MHz)

- Maximum Ratio Limit for C14.......... : 14 (2000 MHz)

 

IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x0

 

MSR_POWER_CTL....................(0x1FC) : 0x292C005B

------------------------------------------

- Bi-Directional Processor Hot......... : 1 (enabled)

- C1E Enable........................... : 1 (enabled)

 

MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03

------------------------------------------

- Power Units.......................... : 3 (1/8 Watt)

- Energy Status Units.................. : 14 (61 micro-Joules)

- Time Units .......................... : 10 (976.6 micro-Seconds)

 

MSR_PKG_POWER_LIMIT..............(0x610) : 0x43854000148460

------------------------------------------

- Package Power Limit #1............... : 140 Watt

- Enable Power Limit #1................ : 1 (enabled)

- Package Clamping Limitation #1....... : 0 (disabled)

- Time Window for Power Limit #1....... : 10 (2560 milli-Seconds)

- Package Power Limit #2............... : 168 Watt

- Enable Power Limit #2................ : 1 (enabled)

- Package Clamping Limitation #2....... : 1 (allow going below OS-requested P/T state setting Time Window for Power Limit #2)

- Time Window for Power Limit #2....... : 33 (10 milli-Seconds)

- Lock................................. : 0 (MSR not locked)

 

MSR_PKG_ENERGY_STATUS............(0x611) : 0x75D2018

------------------------------------------

- Total Energy Consumed................ : 7540 Joules (Watt = Joules / seconds)

 

MSR_CONFIG_TDP_NOMINAL...........(0x648) : 0x19

MSR_CONFIG_TDP_LEVEL1............(0x649) : 0x11409A000120460

MSR_CONFIG_TDP_LEVEL2............(0x64a) : 0x11409A000120460

MSR_CONFIG_TDP_CONTROL...........(0x64b) : 0x80000000

MSR_TURBO_ACTIVATION_RATIO.......(0x64c) : 0x80000000

MSR_PKGC3_IRTL...................(0x60a) : 0x0

MSR_PKGC6_IRTL...................(0x60b) : 0x0

MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x14C915F26A

MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0

MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x14C915F26A

MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0

MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x1905F2F74C

 

IA32_TSC_DEADLINE................(0x6E0) : 0x13D9EC7EC264

 

IA32_PM_ENABLE...................(0x770) : 0x1 (HWP Supported and Enabled)

 

IA32_HWP_CAPABILITIES............(0x771) : 0x70A192B

------------------------------------------

- Highest Performance.................. : 43

- Guaranteed Performance............... : 25

- Most Efficient Performance........... : 10

- Lowest Performance................... : 7

 

IA32_HWP_REQUEST_PKG.............(0x772) : 0x2B2B07

------------------------------------------

- Minimum Performance.................. : 7

- Maximum Performance.................. : 43

- Desired Performance.................. : 43

- Energy Efficient Performance......... : 0

- Activity Window...................... : 0, 0

 

IA32_HWP_REQUEST.................(0x774) : 0x40000FFFF07

------------------------------------------

- Minimum Performance.................. : 7

- Maximum Performance.................. : 255

- Desired Performance.................. : 255

- Energy Efficient Performance......... : 0

- Activity Window...................... : 0, 0

- Package Control...................... : 1 (control inputs to be derived from IA32_HWP_REQUEST_PKG)

 

IA32_HWP_STATUS..................(0x777) : 0x4

------------------------------------------

- Guaranteed Performance Change........ : 0 (has not occured)

- Excursion To Minimum................. : 1 (has occured)

 

CPU Ratio Info:

------------------------------------------

Base Clock Frequency (BLCK)............. : 100 MHz

Maximum Efficiency Ratio/Frequency...... : 10 (1000 MHz)

Maximum non-Turbo Ratio/Frequency....... : 25 (2500 MHz)

Maximum Turbo Ratio/Frequency........... : 43 (4300 MHz)

P-State ratio * 100 = Frequency in MHz

------------------------------------------

CPU P-States [ (10) 30 41 ]

CPU C6-Cores [ 0 3 7 11 13 15 19 21 27 ]

CPU P-States [ (10) 30 41 ]

CPU C6-Cores [ 0 2 3 6 7 8 10 11 13 14 15 16 18 19 20 21 22 24 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 6 7 8 10 11 12 13 14 15 16 18 19 20 21 22 24 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 18 19 20 21 22 23 24 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 18 19 20 21 22 23 24 25 26 27 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 18 19 20 21 22 23 24 25 26 27 ]

CPU P-States [ (10) 30 34 41 ]

CPU P-States [ 10 30 34 (40) 41 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 ]

CPU P-States [ (10) 30 32 34 40 41 ]

 

Also returned switcher for video cards initialization during POST.

 

Unfortunately, MSR 0x1AA is still locked. So in OC Quirk AppleXcpmExtraMsrs must be set to "Yes" and Clover must have two kernel patches

EFI.zip

Edited by yapan4
Link to comment
Share on other sites

5 minutes ago, obus said:

For me TSCAdjustReset.kext is mandatory with this bios. Without it unstable boot and other weird behavior.

:(

No, I have nothing like that. But must have SSDT-RTC0.aml in ACPI folder.

Link to comment
Share on other sites

1 hour ago, yapan4 said:

No, I have nothing like that. But must have SSDT-RTC0.aml in ACPI folder.

Same for me but that was already from Catalina 10.15.6. if I remember correct.

Link to comment
Share on other sites

23 minutes ago, obus said:

Same for me but that was already from Catalina 10.15.6. if I remember correct.

Yes, from 10.15.5, verified. SSDT-RTC0.aml (also known as SSDT-RANGE.aml or so on) is next generation and replacement for SSDT-AWAC.aml. Big Sur can not boot without it - stop on apfs_module_start:2411 in my case. 

Link to comment
Share on other sites

21 hours ago, yapan4 said:

@obus

My hack doesn't want to fall asleep. And your?

Stability? AWAC? RTCO? EC0? Sleep? Other issues?

 

 

I have no issues at all. Everything is working nice including sleep if you uncheck "wake for network access" in System Preferences  --> Energy Saver.

Stability is 100% perfect. No shutdowns, hang or other problems.

SSDT-AWAC.aml isn't necessary at all it's only for 300 series chipset. (I have that controller by default. See attached picture)

SSDT-EC-USBX.aml, SSDT-Plug.aml and SSDT-RTC0.aml is the only SSDT I use.

 

Screenshot 2020-08-20 at 17.51.59.png

EFI_C422_0_6_0_iMacPro1,1-BIOS_3203_RELEASE_FakeSMC.zip

Edited by obus
  • Thanks 1
Link to comment
Share on other sites

45 minutes ago, obus said:

I have no issues at all. Everything is working nice including sleep if you uncheck "wake for network access" in System Preferences  --> Energy Saver.

Stability is 100% perfect. No shutdowns, hang or other problems.

SSDT-AWAC.aml isn't necessary at all it's only for 300 series chipset. (I have that controller by default. See attached picture)

SSDT-EC-USBX.aml, SSDT-Plug.aml and SSDT-RTC0.aml is the only SSDT I use.

That's great!

 

About Sleep: wake for network access not enabled, I will search another reasons... if sleep do work for you, must work for me too. Thanks.

 

Another question remains - is it possible to apply the Metacolin method for BIOS v3203 to unlock also MSR 0x1AA?

Link to comment
Share on other sites

1 hour ago, yapan4 said:

That's great!

 

About Sleep: wake for network access not enabled, I will search another reasons... if sleep do work for you, must work for me too. Thanks.

 

Another question remains - is it possible to apply the Metacolin method for BIOS v3203 to unlock also MSR 0x1AA?

Could your problems with sleep be related to your Radeon Pro WX4100?  Test my EFI straight off and see if sleep is working. 

I'm not sure how the Metacolin method is executed. Could you elaborate a little bit further "how too" and I will test.

OK I find Metacolins guide about patching and I will test.

Edited by obus
Link to comment
Share on other sites

24 minutes ago, obus said:

Could your problems with sleep be related to your Radeon Pro WX4100?  Test my EFI straight off and see if sleep is working. 

I'm not sure how the Metacolin method is executed. Could you elaborate a little bit further "how too" and I will test.l 

I don't know, I haven't researched almost anything yet, I don't have time.

 

I mean @metacollin's BIOS patching method for v.3003-3102 from this topic https://www.insanelymac.com/forum/topic/343024-uefipatch-bios-patches-for-c422-c621c622-x299-based-motherboards-vanilla-unpatched-kernel-native-power-management/

Is it also suitable for v3203? Or file patches.txt must be redone?

 

Sorry my English.

Link to comment
Share on other sites

37 minutes ago, yapan4 said:

I don't know, I haven't researched almost anything yet, I don't have time.

 

I mean @metacollin's BIOS patching method for v.3003-3102 from this topic https://www.insanelymac.com/forum/topic/343024-uefipatch-bios-patches-for-c422-c621c622-x299-based-motherboards-vanilla-unpatched-kernel-native-power-management/

Is it also suitable for v3203? Or file patches.txt must be redone?

 

Sorry my English.

Patching according to the guide with no errors. Tested the patched bios with AppleXcpmExtraMsrs --> NO in config.plist under Kernel Quirks and booting went fine.

Problems with crash after sleep still there.

Spoiler

AppleIntelInfo.kext v3.0 Copyright © 2012-2017 Pike R. Alpha. All rights reserved.

 

Settings:

------------------------------------------

enableHWP............................... : 1

logMSRs................................. : 1

logIGPU................................. : 0

logIntelRegs............................ : 0

logCStates.............................. : 1

logIPGStyle............................. : 1

 

Warning: Clover hw.busfrequency error detected : 17d78400

InitialTSC.............................. : 0x1e72390b030 (83 MHz)

MWAIT C-States.......................... : 8224

 

Processor Brandstring................... : Intel(R) Xeon(R) W-2175 CPU @ 2.50GHz

 

Processor Signature..................... : 0x50654

------------------------------------------

- Family............................... : 6

- Stepping............................. : 4

- Model................................ : 0x55 (85)

 

Model Specific Registers (MSRs)

------------------------------------------

 

MSR_IA32_PLATFORM_ID..............(0x17) : 0x4000000000000

------------------------------------------

- Processor Flags...................... : 1

 

MSR_CORE_THREAD_COUNT.............(0x35) : 0xE001C

------------------------------------------

- Core Count........................... : 14

- Thread Count......................... : 28

 

MSR_PLATFORM_INFO.................(0xCE) : 0x70A2CF3811900

------------------------------------------

- Maximum Non-Turbo Ratio.............. : 0x19 (2500 MHz)

- Ratio Limit for Turbo Mode........... : 1 (programmable)

- TDP Limit for Turbo Mode............. : 1 (programmable)

- Low Power Mode Support............... : 0 (LMP not supported)

- Number of ConfigTDP Levels........... : 2 (additional TDP level(s) available)

- Maximum Efficiency Ratio............. : 10

- Minimum Operating Ratio.............. : 7

 

MSR_PMG_CST_CONFIG_CONTROL........(0xE2) : 0x7E000003

------------------------------------------

- I/O MWAIT Redirection Enable......... : 0 (not enabled)

- CFG Lock............................. : 0 (MSR not locked)

- C3 State Auto Demotion............... : 1 (enabled)

- C1 State Auto Demotion............... : 1 (enabled)

- C3 State Undemotion.................. : 1 (enabled)

- C1 State Undemotion.................. : 1 (enabled)

- Package C-State Auto Demotion........ : 1 (enabled)

- Package C-State Undemotion........... : 1 (enabled)

 

MSR_PMG_IO_CAPTURE_BASE...........(0xE4) : 0x11814

------------------------------------------

- LVL_2 Base Address................... : 0x1814

- C-state Range........................ : 1 (C-States not included, I/O MWAIT redirection not enabled)

 

IA32_MPERF........................(0xE7) : 0x2184704254

IA32_APERF........................(0xE8) : 0x2420819D85

 

MSR_FLEX_RATIO...................(0x194) : 0x0

------------------------------------------

 

MSR_IA32_PERF_STATUS.............(0x198) : 0x241D00002900

------------------------------------------

- Current Performance State Value...... : 0x2900 (4100 MHz)

 

MSR_IA32_PERF_CONTROL............(0x199) : 0x1900

------------------------------------------

- Target performance State Value....... : 0x1900 (2500 MHz)

- Intel Dynamic Acceleration........... : 0 (IDA engaged)

 

IA32_CLOCK_MODULATION............(0x19A) : 0x0

 

IA32_THERM_INTERRUPT.............(0x19B) : 0x0

 

IA32_THERM_STATUS................(0x19C) : 0x88350800

------------------------------------------

- Thermal Status....................... : 0

- Thermal Log.......................... : 0

- PROCHOT # or FORCEPR# event.......... : 0

- PROCHOT # or FORCEPR# log............ : 0

- Critical Temperature Status.......... : 0

- Critical Temperature log............. : 0

- Thermal Threshold #1 Status.......... : 0

- Thermal Threshold #1 log............. : 0

- Thermal Threshold #2 Status.......... : 0

- Thermal Threshold #2 log............. : 0

- Power Limitation Status.............. : 0

- Power Limitation log................. : 1

- Current Limit Status................. : 0

- Current Limit log.................... : 0

- Cross Domain Limit Status............ : 0

- Cross Domain Limit log............... : 0

- Digital Readout...................... : 53

- Resolution in Degrees Celsius........ : 1

- Reading Valid........................ : 1 (valid)

 

MSR_THERM2_CTL...................(0x19D) : 0x0

 

IA32_MISC_ENABLES................(0x1A0) : 0x850089

------------------------------------------

- Fast-Strings......................... : 1 (enabled)

- FOPCODE compatibility mode Enable.... : 0

- Automatic Thermal Control Circuit.... : 1 (enabled)

- Split-lock Disable................... : 0

- Performance Monitoring............... : 1 (available)

- Bus Lock On Cache Line Splits Disable : 0

- Hardware prefetch Disable............ : 0

- Processor Event Based Sampling....... : 0 (PEBS supported)

- GV1/2 legacy Enable.................. : 0

- Enhanced Intel SpeedStep Technology.. : 1 (enabled)

- MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported)

- Adjacent sector prefetch Disable..... : 0

- CFG Lock............................. : 0 (MSR not locked)

- xTPR Message Disable................. : 1 (disabled)

 

MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x5B0A00

------------------------------------------

- Turbo Attenuation Units.............. : 0

- Temperature Target................... : 91

- TCC Activation Offset................ : 0

 

MSR_MISC_PWR_MGMT................(0x1AA) : 0x401041

------------------------------------------

- EIST Hardware Coordination........... : 1 (hardware coordination disabled)

- Energy/Performance Bias support...... : 1

- Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software)

- Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores)

- SpeedShift Technology Enable......... : 1 (enabled)

- SpeedShift Interrupt Coordination.... : 0 (disabled)

- SpeedShift Energy Efficient Perf..... : 1 (enabled)

- SpeedShift Technology Setup for HWP.. : Yes (setup for HWP)

 

MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x2B2B2B2B2B2B2B2B

------------------------------------------

- Maximum Ratio Limit for C01.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C02.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C03.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C04.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C05.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C06.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C07.......... : 2B (4300 MHz)

- Maximum Ratio Limit for C08.......... : 2B (4300 MHz)

 

MSR_TURBO_RATIO_LIMIT1...........(0x1AE) : 0x1C18140E0C080402

------------------------------------------

- Maximum Ratio Limit for C09.......... : 2 (200 MHz)

- Maximum Ratio Limit for C10.......... : 4 (400 MHz)

- Maximum Ratio Limit for C11.......... : 8 (800 MHz)

- Maximum Ratio Limit for C12.......... : C (1200 MHz)

- Maximum Ratio Limit for C13.......... : E (1400 MHz)

- Maximum Ratio Limit for C14.......... : 14 (2000 MHz)

 

IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x1

------------------------------------------

- Power Policy Preference.............. : 1 (highest performance)

 

MSR_POWER_CTL....................(0x1FC) : 0x292C005B

------------------------------------------

- Bi-Directional Processor Hot......... : 1 (enabled)

- C1E Enable........................... : 1 (enabled)

 

MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03

------------------------------------------

- Power Units.......................... : 3 (1/8 Watt)

- Energy Status Units.................. : 14 (61 micro-Joules)

- Time Units .......................... : 10 (976.6 micro-Seconds)

 

MSR_PKG_POWER_LIMIT..............(0x610) : 0x43854000148460

------------------------------------------

- Package Power Limit #1............... : 140 Watt

- Enable Power Limit #1................ : 1 (enabled)

- Package Clamping Limitation #1....... : 0 (disabled)

- Time Window for Power Limit #1....... : 10 (2560 milli-Seconds)

- Package Power Limit #2............... : 168 Watt

- Enable Power Limit #2................ : 1 (enabled)

- Package Clamping Limitation #2....... : 1 (allow going below OS-requested P/T state setting Time Window for Power Limit #2)

- Time Window for Power Limit #2....... : 33 (10 milli-Seconds)

- Lock................................. : 0 (MSR not locked)

 

MSR_PKG_ENERGY_STATUS............(0x611) : 0x45E9FA8

------------------------------------------

- Total Energy Consumed................ : 4474 Joules (Watt = Joules / seconds)

 

MSR_CONFIG_TDP_NOMINAL...........(0x648) : 0x19

MSR_CONFIG_TDP_LEVEL1............(0x649) : 0x11409A000120460

MSR_CONFIG_TDP_LEVEL2............(0x64a) : 0x11409A000120460

MSR_CONFIG_TDP_CONTROL...........(0x64b) : 0x80000000

MSR_TURBO_ACTIVATION_RATIO.......(0x64c) : 0x80000000

MSR_PKGC3_IRTL...................(0x60a) : 0x0

MSR_PKGC6_IRTL...................(0x60b) : 0x0

MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x8F252DD39

MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0

MSR_PKG_C2_RESIDENCY.............(0x60d) : 0x8F252DD39

MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x0

 

 

 

MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0xB9107F06B

 

IA32_TSC_DEADLINE................(0x6E0) : 0x1E726788FE6

 

IA32_PM_ENABLE...................(0x770) : 0x1 (HWP Supported and Enabled)

 

IA32_HWP_CAPABILITIES............(0x771) : 0x70A192B

------------------------------------------

- Highest Performance.................. : 43

- Guaranteed Performance............... : 25

- Most Efficient Performance........... : 10

- Lowest Performance................... : 7

 

IA32_HWP_REQUEST_PKG.............(0x772) : 0x2B2B07

------------------------------------------

- Minimum Performance.................. : 7

- Maximum Performance.................. : 43

- Desired Performance.................. : 43

- Energy Efficient Performance......... : 0

- Activity Window...................... : 0, 0

 

IA32_HWP_REQUEST.................(0x774) : 0x40000FFFF07

------------------------------------------

- Minimum Performance.................. : 7

- Maximum Performance.................. : 255

- Desired Performance.................. : 255

- Energy Efficient Performance......... : 0

- Activity Window...................... : 0, 0

- Package Control...................... : 1 (control inputs to be derived from IA32_HWP_REQUEST_PKG)

 

IA32_HWP_STATUS..................(0x777) : 0x4

------------------------------------------

- Guaranteed Performance Change........ : 0 (has not occured)

- Excursion To Minimum................. : 1 (has occured)

 

CPU Ratio Info:

------------------------------------------

Base Clock Frequency (BLCK)............. : 100 MHz

Maximum Efficiency Ratio/Frequency...... : 10 (1000 MHz)

Maximum non-Turbo Ratio/Frequency....... : 25 (2500 MHz)

Maximum Turbo Ratio/Frequency........... : 43 (4300 MHz)

P-State ratio * 100 = Frequency in MHz

------------------------------------------

CPU P-States [ (10) 27 33 ]

CPU C6-Cores [ 0 2 5 6 8 10 15 16 21 22 23 24 26 ]

CPU P-States [ (10) 27 33 ]

CPU C6-Cores [ 0 2 4 5 6 8 9 10 12 14 15 16 18 21 22 23 24 26 ]

CPU P-States [ 10 27 32 33 (40) ]

CPU C6-Cores [ 0 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 24 26 27 ]

CPU C6-Cores [ 0 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 ]

CPU P-States [ 10 27 32 33 40 (41) ]

CPU C6-Cores [ 0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 ]

CPU P-States [ 10 (25) 27 32 33 40 41 ]

CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 ]

CPU P-States [ 10 25 27 32 33 40 41 (43) ]

 

 

 

panic(cpu 0 caller 0xffffff8014a469aa): Kernel trap at 0xffffff8014a62d27, type 13=general protection, registers:

CR0: 0x0000000080010033, CR2: 0x000000015e505000, CR3: 0x000000001d6c3000, CR4: 0x00000000003626e0

RAX: 0x0000000000403041, RBX: 0xffffff801525daf0, RCX: 0x00000000000001aa, RDX: 0x0000000000000000

RSP: 0xffffff87549cbbb0, RBP: 0xffffff87549cbbe0, RSI: 0x0000000000000007, RDI: 0xffffff801525da90

R8:  0x0000000100000201, R9:  0xffffff801ba74026, R10: 0x0000000000000003, R11: 0xffffff80aa945301

R12: 0xffffff801512f38d, R13: 0x0000000000000005, R14: 0x0000000000000000, R15: 0xffffff801512f373

RFL: 0x0000000000010046, RIP: 0xffffff8014a62d27, CS:  0x0000000000000008, SS:  0x0000000000000010

Fault CR2: 0x000000015e505000, Error code: 0x0000000000000000, Fault CPU: 0x0, PL: 0, VF: 0

 

Edited by obus
  • Thanks 1
Link to comment
Share on other sites

10 minutes ago, obus said:

Patching according to the guide with no errors. Tested the patched bios with AppleXcpmExtraMsrs --> NO in config.plist under Kernel Quirks and booting went fine.

Problems with crash after sleep still there.

Thank you, @obus

Which BIOS you preferred now?

 

Link to comment
Share on other sites

I will use the new 3203 with updated microcode.

It seems to be as stable as the old 1202 that I used until now.

Did you test sleep with my settings (EFI)?

 

Edited by obus
  • Like 1
Link to comment
Share on other sites

I couldn't fix my sleep. I solved the problem radically - wiped the disk and installed Catalina:). Now sleep works great.

I think my Big Sur beta 5 got some defect during update beta 4 to beta 5, because I didn't find any other reasons for not working sleep. The output of the pmset command is saved.

For now, I'll be on Catalina until the next beta of Big Sur comes out. Then we'll see.

pmset out.rtf

  • Like 1
Link to comment
Share on other sites

 Share

×
×
  • Create New...