Jump to content

SpeedStep Snow Leopard 64Bit Vanilla


cybersyx
 Share

3 posts in this topic

Recommended Posts

Hi, anyone know how to enable Speedstep on Snow Leopard 64Bit? I've patched my DSDT with this:

    Scope (_PR)
   {
       Processor (CPU0, 0x01, 0x00000810, 0x06)
       {
           Name (_PPC, Zero)
           Name (_PCT, Package (0x02)
           {
               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000199, // Address
                       ,)
               }, 

               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000198, // Address
                       ,)
               }
           })
           Name (_PSS, Package (0x03)
           {
               Package (0x06)
               {
                   0x0C20, 
                   0x000124F8, 
                   0x0A, 
                   0x0A, 
                   0x0820, 
                   0x0820
               }, 

               Package (0x06)
               {
                   0x0A9C, 
                   0xFDE8, 
                   0x0A, 
                   0x0A, 
                   0x071C, 
                   0x071C
               }, 

               Package (0x06)
               {
                   0x0918, 
                   0xEA60, 
                   0x0A, 
                   0x0A, 
                   0x061A, 
                   0x061A
               }
           })
       }

       Processor (CPU1, 0x02, 0x00000000, 0x00)
       {
           Name (_PPC, Zero)
           Name (_PCT, Package (0x02)
           {
               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000199, // Address
                       ,)
               }, 

               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000198, // Address
                       ,)
               }
           })
           Name (_PSS, Package (0x03)
           {
               Package (0x06)
               {
                   0x0C20, 
                   0x000124F8, 
                   0x0A, 
                   0x0A, 
                   0x0820, 
                   0x0820
               }, 

               Package (0x06)
               {
                   0x0A9C, 
                   0xFDE8, 
                   0x0A, 
                   0x0A, 
                   0x071C, 
                   0x071C
               }, 

               Package (0x06)
               {
                   0x0918, 
                   0xEA60, 
                   0x0A, 
                   0x0A, 
                   0x061A, 
                   0x061A
               }
           })
       }

       Processor (CPU2, 0x03, 0x00000000, 0x00)
       {
           Name (_PPC, Zero)
           Name (_PCT, Package (0x02)
           {
               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000199, // Address
                       ,)
               }, 

               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000198, // Address
                       ,)
               }
           })
           Name (_PSS, Package (0x03)
           {
               Package (0x06)
               {
                   0x0C20, 
                   0x000124F8, 
                   0x0A, 
                   0x0A, 
                   0x0820, 
                   0x0820
               }, 

               Package (0x06)
               {
                   0x0A9C, 
                   0xFDE8, 
                   0x0A, 
                   0x0A, 
                   0x071C, 
                   0x071C
               }, 

               Package (0x06)
               {
                   0x0918, 
                   0xEA60, 
                   0x0A, 
                   0x0A, 
                   0x061A, 
                   0x061A
               }
           })
       }

       Processor (CPU3, 0x04, 0x00000000, 0x00)
       {
           Name (_PPC, Zero)
           Name (_PCT, Package (0x02)
           {
               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000199, // Address
                       ,)
               }, 

               ResourceTemplate ()
               {
                   Register (FFixedHW, 
                       0x10,               // Bit Width
                       0x00,               // Bit Offset
                       0x0000000000000198, // Address
                       ,)
               }
           })
           Name (_PSS, Package (0x03)
           {
               Package (0x06)
               {
                   0x0C20, 
                   0x000124F8, 
                   0x0A, 
                   0x0A, 
                   0x0820, 
                   0x0820
               }, 

               Package (0x06)
               {
                   0x0A9C, 
                   0xFDE8, 
                   0x0A, 
                   0x0A, 
                   0x071C, 
                   0x071C
               }, 

               Package (0x06)
               {
                   0x0918, 
                   0xEA60, 
                   0x0A, 
                   0x0A, 
                   0x061A, 
                   0x061A
               }
           })
       }
   }

then i put smbios.plist in /Extra with modelname:

	<key>SMproductname</key>
<string>MacPro5,1</string>

 

then i put Legacy_ACPI_SMC_PlatformPlugin.kext in /Extra/Extensions but speedstep not want to work.

Any idea?

Thanks a lot to all.

Link to comment
Share on other sites

  • 1 month later...

Are your sure your CPU / mainboard has hex 810 Adress for the configuration ?

Some has hex410 (8xxx > 4xxx).

Also never use an dsdt patch without knowing that the dsdt its for same cpu / mainboard !!!

Problematic :

- config adresses (above) : you can look after them in your ssdt (you can use Everest (win) to ACPI extract that tables)

- multipliers : must really fit to your cpu ,means FSB * multiplier not much to high

0x0820 = multiplier 8 * FSB = xyz MHZ

Also VID , 0x0820 VID=20hex must fit , not much to low , not much to high

 

To use P-States you must enable EIST (Enh. Speedstep in BIOS) and use voodoopower or AppleIntelCPU.kext /AppleLPC. With AppleIntelCPU also ApplePLC must be loaded (kextstat to check).

voodoopower is much easier to config / getting to run than AppleIntelCPU + Apple LPC.

And i cant see any benefit using AppleIntelCPU against voodoopower.

Link to comment
Share on other sites

 Share

×
×
  • Create New...